

D. Y. Patil College of Engineering, Akurdi, Pune-44 Department of Electronics & Telecommunication

Date: 04/12/2020

Following is the Timetable for Backlog (Elective I) Online examination of April/ May- 2020 for ME- E&TC, VLSI & Embedded System (2017 Pattern):

Sr. No	Course Name	Subject Code	Subject Name	Year	Semester	Exam Date	Time Slot
V	ME-2017 Pattern	504205	Elective 1- Processor Design	ME 1 st Year	1	9/12/2020	10:00 AM to 2:00 PM

Dr. D. G. Khairnar Prof. & HOD E&TC Dr. Vaja M. Wadhai